ISO/IEC 24739-1:2009
Information technology — AT Attachment with Packet Interface - 7 — Part 1: Register Delivered Command Set, Logical Register Set (ATA/ATAPI-7 V1)
ISO/IEC 24739-1:2009(E) specifies the AT Attachment Interface between host systems and storage devices. It provides a common attachment interface for systems manufacturers, system integrators, software suppliers and suppliers of intelligent storage devices. It defines the register delivered commands used by devices implementing the standard.
| Get this standard | Prices exclude GST | |
|---|---|---|
| PDF ( Single user document) |
$429.00 NZD
|
|
| HardCopy |
$473.00 NZD
|
|
| Networkable PDF |
Price varies
|
CONTENTS
FOREWORD
INTRODUCTION
1 Scope
2 Normative references
3 Definitions, abbreviations and conventions
3.1 Definitions and abbreviations
3.2 Abbreviations
3.3 Conventions
4 General operational requirements
4.1 Command delivery
4.2 Register delivered data transfer command sector addressing
4.3 General feature set
4.4 PACKET Command feature set
4.5 Power Management feature set
4.6 Advanced Power Management feature set
4.7 Security Mode feature set
4.8 SMART (self-monitoring, analysis and reporting technology) feature set
4.9 Host Protected Area feature set
4.10 CompactFlash( Association (CFA) feature set
4.11 Removable Media Status Notification and Removable Media feature sets
4.12 Power-Up in Standby feature set
4.13 Automatic Acoustic Management (AAM) feature set
4.14 48-bit Address feature set
4.15 Device Configuration Overlay feature set
4.16 Media Card Pass Through Command feature set
4.17 Streaming feature set
4.18 General Purpose Logging feature set
4.19 Overlapped feature set
4.20 Queued feature set
4.21 Long physical sector feature set for non-packet devices
4.22 Long logical Sector feature set for non-packet devices
4.23 Devices implementing the Long Physical Sector Feature Set and the Long Logical Feature Sector Set
5 I/O register descriptions
5.1 Overview
5.2 Alternate Status register
5.3 Command register
5.4 Data port
5.5 Data register
5.6 Device register
5.7 Device control register
5.8 Error register
5.9 Features register
5.10 LBA High/Byte Count High register
5.11 LBA Low register
5.12 LBA Mid/Byte Count Low register
5.13 Sector Count/Interrupt Reason register
5.14 Status register
5.15 Signature and persistence
5.16 Single device configurations
6 Command descriptions
6.1 Overview
6.2 CFA ERASE SECTORS
6.3 CFA REQUEST EXTENDED ERROR CODE
6.4 CFA TRANSLATE SECTOR
6.5 CFA WRITE MULTIPLE WITHOUT ERASE
6.6 CFA WRITE SECTORS WITHOUT ERASE
6.7 CHECK MEDIA CARD TYPE
6.8 CHECK POWER MODE
6.9 CONFIGURE STREAM
6.10 DEVICE CONFIGURATION
6.11 DEVICE RESET
6.12 DOWNLOAD MICROCODE
6.13 EXECUTE DEVICE DIAGNOSTIC
6.14 FLUSH CACHE
6.15 FLUSH CACHE EXT
6.16 GET MEDIA STATUS
6.17 IDENTIFY DEVICE
6.18 IDENTIFY PACKET DEVICE
6.19 IDLE
6.20 IDLE IMMEDIATE
6.21 MEDIA EJECT
6.22 MEDIA LOCK
6.23 MEDIA UNLOCK
6.24 NOP
6.25 PACKET
6.26 READ BUFFER
6.27 READ DMA
6.28 READ DMA EXT
6.29 READ DMA QUEUED
6.30 READ DMA QUEUED EXT
6.31 READ LOG EXT
6.32 READ MULTIPLE
6.33 READ MULTIPLE EXT
6.34 READ NATIVE MAX ADDRESS
6.35 READ NATIVE MAX ADDRESS EXT
6.36 READ SECTOR(S)
6.37 READ SECTOR(S) EXT
6.38 READ STREAM DMA EXT
6.39 READ STREAM EXT
6.40 READ VERIFY SECTOR(S)
6.41 READ VERIFY SECTOR(S) EXT
6.42 SECURITY DISABLE PASSWORD
6.43 SECURITY ERASE PREPARE
6.44 SECURITY ERASE UNIT
6.45 SECURITY FREEZE LOCK
6.46 SECURITY SET PASSWORD
6.47 SECURITY UNLOCK
6.48 SERVICE
6.49 SET FEATURES
6.50 SET MAX
6.51 SET MAX ADDRESS EXT
6.52 SET MULTIPLE MODE
6.53 SLEEP
6.54 SMART
6.55 STANDBY
6.56 STANDBY IMMEDIATE
6.57 WRITE BUFFER
6.58 WRITE DMA
6.59 WRITE DMA EXT
6.60 WRITE DMA FUA EXT
6.61 WRITE DMA QUEUED
6.62 WRITE DMA QUEUED EXT
6.63 WRITE DMA QUEUED FUA EXT
6.64 WRITE LOG EXT
6.65 WRITE MULTIPLE
6.66 WRITE MULTIPLE EXT
6.67 WRITE MULTIPLE FUA EXT
6.68 WRITE SECTOR(S)
6.69 WRITE SECTOR(S) EXT
6.70 WRITE STREAM DMA EXT
6.71 WRITE STREAM EXT
7 Parallel interface physical and electrical requirements (see ISO/IEC 24739-2)
8 Parallel interface signal assignments and descriptions (see ISO/IEC 24739-2)
9 Parallel interface general operating requirements of the physical, data link, and transport layers (see ISO/IEC 24739-2)
10 Parallel interface register addressing (see ISO/IEC 24739-2)
11 Parallel interface transport Protocols (see ISO/IEC 24739-2)
12 Parallel interface timing (see ISO/IEC 24739-2)
13 Serial interface overview (see ISO/IEC 24739-3)
14 Serial interface physical layer (see ISO/IEC 24739-3)
15 Serial interface link layer (see ISO/IEC 24739-3)
16 Serial interface transport layer (see ISO/IEC 24739-3)
17 Serial interface device command layer (see ISO/IEC 24739-3)
18 Host command layer (see ISO/IEC 24739-3)
19 Serial interface host adapter register interface (see ISO/IEC 24739-3)
20 Serial interface error handling (see ISO/IEC 24739-3)
Annex A (informative) Command Set summary
Annex B (informative) Design and programming considerations for large physical sector devices
Annex C (informative) Device determination of cable type (see ISO/IEC 24739-2)
Annex D (informative) Signal integrity and UDMA guide (see ISO/IEC 24739-2)
Annex E (informative) Register selection address summary (see ISO/IEC 24739-2)
Annex F (informative) Sample code for CRC and scrambling (see ISO/IEC 24739-3)
Annex G (informative) FIS type field value selection (see ISO/IEC 24739-3)
Annex H (informative) Physical layer implementation examples (see ISO/IEC 24739-3)
Annex I (informative) Command processing Example (see ISO/IEC 24739-3)
Figures
Figure 1 – ATA document relationships
Figure 2 – State diagram convention
Figure 3 – Byte, word and DWORD relationships
Figure 4 – Power management state diagram
Figure 5 – Security mode state diagram
Figure 6 – SET MAX security state diagram
Figure 7 – Device configuration overlay state diagram
Figure 8 – Long Logical and long Physical Sector Example
Figure 9 – Selective self-test test span example
Figure B.1 – Unaligned Write Example
Tables
Table 1 – PACKET delivered command sets
Table 2 – Byte order
Table 3 – Byte order
Table 4 – Security mode command actions
Table 5 – 48-bit addresses
Table 6 – 28-bit addresses
Table 7 – Media Card type references
Table 8 – Long logical sector function
Table 9 – I/O registers
Table 10 – Extended error codes
Table 11 – CFA TRANSLATE SECTOR Information
Table 12 – Device Configuration Overlay Features register values
Table 13 – Device Configuration Identify data structure
Table 14 – Device Configuration Overlay data structure
Table 16 – IDENTIFY DEVICE data
Table 17 - Minor version number
Table 18 – IDENTIFY PACKET DEVICE data
Table 19 – Automatic Standby timer periods
Table 20 – Log address definition
Table 21 – General Purpose Log Directory
Table 22 – Extended Comprehensive SMART error log
Table 23 – Extended Error log data structure
Table 24 – Command data structure
Table 25 – Error data structure
Table 26 – State field values
Table 27 – Extended Self-test log data structure
Table 28 – Extended Self-test log descriptor entry
Table 29 – Read Stream Error log
Table 30 – Error Log Entry
Table 31 – Write Stream Error log
Table 32 – Streaming Performance Parameters log
Table 33 – Sector Time Array Entry (Linearly Interpolated)
Table 34 – Position Array Entry (Linearly Interpolated)
Table 35 – Access Time Array Entry (Linearly Interpolated)
Table 36 – Delayed LBA log
Table 37 – Security password content
Table 38 – SECURITY ERASE UNIT password
Table 39 – SECURITY SET PASSWORD data content
Table 40 – Identifier and security level bit interaction
Table 41 – SET FEATURES register definitions
Table 42 – Transfer mode values
Table 43 – Advanced power management levels
Table 44 – Automatic acoustic management levels
Table 45 – SET MAX Features register values
Table 46 – SET MAX SET PASSWORD data content
Table 47 – SMART Feature register values
Table 48 – SMART EXECUTE OFF-LINE IMMEDIATE LBA Low register values
Table 49 – Device SMART data structure
Table 50 – Off-line data collection status byte values
Table 51 – Self-test execution status values
Table 52 – Log address definition
Table 53 – SMART Log Directory
Table 54 – SMART summary error log sector
Table 55 – Error log data structure
Table 56 – Command data structure
Table 57 – Error data structure
Table 58 – State field values
Table 59 – Comprehensive error log
Table 60 – Self-test log data structure
Table 61 – Self-test log descriptor entry
Table 62 – Selective self-test log
Table 63 – Selective self-test feature flags
Table A.1 – Command matrix
Table A.2 – Command codes (sorted by command code)
Table A.3 – Command codes (sorted by command)
Keep me up-to-date
Sign up to receive updates when there are changes to this standard
Related Information
Similar Standards
-
AS/NZS 11801.1:2019
Information technology - Generic cabling for customer premises Part 1: General requirements (ISO/IEC 11801-1:2017, MOD) -
AS/NZS 14763.2:2020
Information technology - Implementation and operation of customer premises cabling, Part 2: Planning and installation
-
AS/NZS 14763.3:2017
Information technology - Implementation and operation of customer premises cabling - Part 3: Testing of optical fibre cabling -
AS/NZS 14763.3:2017 A1
Information technology - Implementation and operation of customer premises cabling - Part 3: Testing of optical fibre cabling - Amendment 1:2018
CONTENTS
FOREWORD
INTRODUCTION
1 Scope
2 Normative references
3 Definitions, abbreviations and conventions
3.1 Definitions and abbreviations
3.2 Abbreviations
3.3 Conventions
4 General operational requirements
4.1 Command delivery
4.2 Register delivered data transfer command sector addressing
4.3 General feature set
4.4 PACKET Command feature set
4.5 Power Management feature set
4.6 Advanced Power Management feature set
4.7 Security Mode feature set
4.8 SMART (self-monitoring, analysis and reporting technology) feature set
4.9 Host Protected Area feature set
4.10 CompactFlash( Association (CFA) feature set
4.11 Removable Media Status Notification and Removable Media feature sets
4.12 Power-Up in Standby feature set
4.13 Automatic Acoustic Management (AAM) feature set
4.14 48-bit Address feature set
4.15 Device Configuration Overlay feature set
4.16 Media Card Pass Through Command feature set
4.17 Streaming feature set
4.18 General Purpose Logging feature set
4.19 Overlapped feature set
4.20 Queued feature set
4.21 Long physical sector feature set for non-packet devices
4.22 Long logical Sector feature set for non-packet devices
4.23 Devices implementing the Long Physical Sector Feature Set and the Long Logical Feature Sector Set
5 I/O register descriptions
5.1 Overview
5.2 Alternate Status register
5.3 Command register
5.4 Data port
5.5 Data register
5.6 Device register
5.7 Device control register
5.8 Error register
5.9 Features register
5.10 LBA High/Byte Count High register
5.11 LBA Low register
5.12 LBA Mid/Byte Count Low register
5.13 Sector Count/Interrupt Reason register
5.14 Status register
5.15 Signature and persistence
5.16 Single device configurations
6 Command descriptions
6.1 Overview
6.2 CFA ERASE SECTORS
6.3 CFA REQUEST EXTENDED ERROR CODE
6.4 CFA TRANSLATE SECTOR
6.5 CFA WRITE MULTIPLE WITHOUT ERASE
6.6 CFA WRITE SECTORS WITHOUT ERASE
6.7 CHECK MEDIA CARD TYPE
6.8 CHECK POWER MODE
6.9 CONFIGURE STREAM
6.10 DEVICE CONFIGURATION
6.11 DEVICE RESET
6.12 DOWNLOAD MICROCODE
6.13 EXECUTE DEVICE DIAGNOSTIC
6.14 FLUSH CACHE
6.15 FLUSH CACHE EXT
6.16 GET MEDIA STATUS
6.17 IDENTIFY DEVICE
6.18 IDENTIFY PACKET DEVICE
6.19 IDLE
6.20 IDLE IMMEDIATE
6.21 MEDIA EJECT
6.22 MEDIA LOCK
6.23 MEDIA UNLOCK
6.24 NOP
6.25 PACKET
6.26 READ BUFFER
6.27 READ DMA
6.28 READ DMA EXT
6.29 READ DMA QUEUED
6.30 READ DMA QUEUED EXT
6.31 READ LOG EXT
6.32 READ MULTIPLE
6.33 READ MULTIPLE EXT
6.34 READ NATIVE MAX ADDRESS
6.35 READ NATIVE MAX ADDRESS EXT
6.36 READ SECTOR(S)
6.37 READ SECTOR(S) EXT
6.38 READ STREAM DMA EXT
6.39 READ STREAM EXT
6.40 READ VERIFY SECTOR(S)
6.41 READ VERIFY SECTOR(S) EXT
6.42 SECURITY DISABLE PASSWORD
6.43 SECURITY ERASE PREPARE
6.44 SECURITY ERASE UNIT
6.45 SECURITY FREEZE LOCK
6.46 SECURITY SET PASSWORD
6.47 SECURITY UNLOCK
6.48 SERVICE
6.49 SET FEATURES
6.50 SET MAX
6.51 SET MAX ADDRESS EXT
6.52 SET MULTIPLE MODE
6.53 SLEEP
6.54 SMART
6.55 STANDBY
6.56 STANDBY IMMEDIATE
6.57 WRITE BUFFER
6.58 WRITE DMA
6.59 WRITE DMA EXT
6.60 WRITE DMA FUA EXT
6.61 WRITE DMA QUEUED
6.62 WRITE DMA QUEUED EXT
6.63 WRITE DMA QUEUED FUA EXT
6.64 WRITE LOG EXT
6.65 WRITE MULTIPLE
6.66 WRITE MULTIPLE EXT
6.67 WRITE MULTIPLE FUA EXT
6.68 WRITE SECTOR(S)
6.69 WRITE SECTOR(S) EXT
6.70 WRITE STREAM DMA EXT
6.71 WRITE STREAM EXT
7 Parallel interface physical and electrical requirements (see ISO/IEC 24739-2)
8 Parallel interface signal assignments and descriptions (see ISO/IEC 24739-2)
9 Parallel interface general operating requirements of the physical, data link, and transport layers (see ISO/IEC 24739-2)
10 Parallel interface register addressing (see ISO/IEC 24739-2)
11 Parallel interface transport Protocols (see ISO/IEC 24739-2)
12 Parallel interface timing (see ISO/IEC 24739-2)
13 Serial interface overview (see ISO/IEC 24739-3)
14 Serial interface physical layer (see ISO/IEC 24739-3)
15 Serial interface link layer (see ISO/IEC 24739-3)
16 Serial interface transport layer (see ISO/IEC 24739-3)
17 Serial interface device command layer (see ISO/IEC 24739-3)
18 Host command layer (see ISO/IEC 24739-3)
19 Serial interface host adapter register interface (see ISO/IEC 24739-3)
20 Serial interface error handling (see ISO/IEC 24739-3)
Annex A (informative) Command Set summary
Annex B (informative) Design and programming considerations for large physical sector devices
Annex C (informative) Device determination of cable type (see ISO/IEC 24739-2)
Annex D (informative) Signal integrity and UDMA guide (see ISO/IEC 24739-2)
Annex E (informative) Register selection address summary (see ISO/IEC 24739-2)
Annex F (informative) Sample code for CRC and scrambling (see ISO/IEC 24739-3)
Annex G (informative) FIS type field value selection (see ISO/IEC 24739-3)
Annex H (informative) Physical layer implementation examples (see ISO/IEC 24739-3)
Annex I (informative) Command processing Example (see ISO/IEC 24739-3)
Figures
Figure 1 – ATA document relationships
Figure 2 – State diagram convention
Figure 3 – Byte, word and DWORD relationships
Figure 4 – Power management state diagram
Figure 5 – Security mode state diagram
Figure 6 – SET MAX security state diagram
Figure 7 – Device configuration overlay state diagram
Figure 8 – Long Logical and long Physical Sector Example
Figure 9 – Selective self-test test span example
Figure B.1 – Unaligned Write Example
Tables
Table 1 – PACKET delivered command sets
Table 2 – Byte order
Table 3 – Byte order
Table 4 – Security mode command actions
Table 5 – 48-bit addresses
Table 6 – 28-bit addresses
Table 7 – Media Card type references
Table 8 – Long logical sector function
Table 9 – I/O registers
Table 10 – Extended error codes
Table 11 – CFA TRANSLATE SECTOR Information
Table 12 – Device Configuration Overlay Features register values
Table 13 – Device Configuration Identify data structure
Table 14 – Device Configuration Overlay data structure
Table 16 – IDENTIFY DEVICE data
Table 17 - Minor version number
Table 18 – IDENTIFY PACKET DEVICE data
Table 19 – Automatic Standby timer periods
Table 20 – Log address definition
Table 21 – General Purpose Log Directory
Table 22 – Extended Comprehensive SMART error log
Table 23 – Extended Error log data structure
Table 24 – Command data structure
Table 25 – Error data structure
Table 26 – State field values
Table 27 – Extended Self-test log data structure
Table 28 – Extended Self-test log descriptor entry
Table 29 – Read Stream Error log
Table 30 – Error Log Entry
Table 31 – Write Stream Error log
Table 32 – Streaming Performance Parameters log
Table 33 – Sector Time Array Entry (Linearly Interpolated)
Table 34 – Position Array Entry (Linearly Interpolated)
Table 35 – Access Time Array Entry (Linearly Interpolated)
Table 36 – Delayed LBA log
Table 37 – Security password content
Table 38 – SECURITY ERASE UNIT password
Table 39 – SECURITY SET PASSWORD data content
Table 40 – Identifier and security level bit interaction
Table 41 – SET FEATURES register definitions
Table 42 – Transfer mode values
Table 43 – Advanced power management levels
Table 44 – Automatic acoustic management levels
Table 45 – SET MAX Features register values
Table 46 – SET MAX SET PASSWORD data content
Table 47 – SMART Feature register values
Table 48 – SMART EXECUTE OFF-LINE IMMEDIATE LBA Low register values
Table 49 – Device SMART data structure
Table 50 – Off-line data collection status byte values
Table 51 – Self-test execution status values
Table 52 – Log address definition
Table 53 – SMART Log Directory
Table 54 – SMART summary error log sector
Table 55 – Error log data structure
Table 56 – Command data structure
Table 57 – Error data structure
Table 58 – State field values
Table 59 – Comprehensive error log
Table 60 – Self-test log data structure
Table 61 – Self-test log descriptor entry
Table 62 – Selective self-test log
Table 63 – Selective self-test feature flags
Table A.1 – Command matrix
Table A.2 – Command codes (sorted by command code)
Table A.3 – Command codes (sorted by command)