Skip to main content

IEC 62530-2:2021

Superseded Date published:

Warning: Superseded Standard. This document has been replaced by:

IEC 62530-2:2023

SystemVerilog - Part 2: Universal Verification Methodology Language Reference Manual

IEC 62530-2:2021(E) establishes the Universal Verification Methodology (UVM), a set of application programming
interfaces (APIs) that defines a base class library (BCL) definition used to develop modular, scalable, and reusable components for functional verification environments. The APIs and BCL are based on the IEEE standard for SystemVerilog, IEEE Std 1800™. This publication has the status of a double logo IEC/IEEE standard.

Get this standard Prices exclude GST
PDF ( Single user document)
$793.91 NZD
HardCopy
$890.43 NZD
Networkable PDF
Price varies
Preview only close
Prev {{ page }}/ {{ numPages }} Next
Preview only close
Prev {{ page }}/ {{ numPages }} Next
Pages: 471

Keep me up-to-date

Sign up to receive updates when there are changes to this standard

Related Information

Similar Standards

Preview only close
Prev {{ page }}/ {{ numPages }} Next
Preview only close
Prev {{ page }}/ {{ numPages }} Next
Pages: 471

IEC 62530-2:2021

Get this standard Prices exclude GST
PDF ( Single user document)
$793.91 NZD
HardCopy
$890.43 NZD
Networkable PDF
Price varies

Request to add this standard to your subscription

IEC 62530-2:2021

Price varies
Online library subscription

Your organisation’s Account Administrator must approve a request to add a standard to your subscription.

You may add a comment to the administrator below.

Cancel